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Abstract—Medium voltage dc (MVDC) power distribution grid
is a key link to build dc power networks. In this paper, a novel
input-series-output-parallel (ISOP) modular dc transformer
(DCT) with the high-frequency-link (HFL) voltage buck-boost-
matching strategy is proposed for MVDC grids application. The
proposed DCT is composed of a current-fed switched capacitor
structure and corresponding dual-active-bridge (DAB) converters,
and they need to operate collaboratively to achieve the great
property. Comparing with the traditional switched capacitor-
based DCT (SCDCT), the most salient merits of the proposed
DCT include the HFL voltage buck-boost adaptive regulation, the
low conducting and switching current in switches and the
capacitor voltages self-balance characteristic. These merits are all
beneficial for the improvement of efficiency, operating reliability,
switching performance and cost of DCT systems. Meanwhile, the
proposed DCT reserves the advantages of SCDCT including
redundant sub-module (SM) design and dc fault isolating
capability. The topology, buck-boost modulation principle,
capacitor voltage self-balance analysis, switching behaviors and
comprehensive comparison with the traditional SCDCT are
completed in detail. At last, the experimental results validate the
effectiveness and correctness of the proposed solution.
Index Terms—MVDC, dc transformer, current-fed converter,
switched capacitor, buck-boost-matching strategy, dc fault ride-
through, on-line redundant SM design, ISOP, dc/dc
I. INTRODUCTION
HE medium-voltage direct-current (MVDC) distribution
power grid is one of the key technologies for building
smart and strong power systems with its supreme
characteristics as high power quality and reliability, small floor
space, flexible operating modes, easy connecting with the
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renewable energy systems and energy storage systems, etc
[1]-[3].
In MVDC, the dc transformer (DCT) is an important device
to connect MVDC and low-voltage dc (LVDC) buses and
realize the necessary galvanic isolation and power delivery [4] -
[5]. Besides, the modular technology is a very promising and
feasible solution to achieve the MVDC interface for DCT
systems, considering the power and voltage level of single
power electronic switch and technical difficulties of series
connection of several power electronic switches [6]-[7].
For the MVDC DCT, two main schemes based on the
modular technology are compared as follow. The first popular
scheme is the MMC-based DCT, which is extended from the
emerging modular multilevel converters (MMCs) [8]-[10].
This scheme is realized by replacing the single-switch with the
corresponding series modular structure, such as half-bridge,
full-bridge or hybrid topology [11]-[12]. A lot of literature have
developed the optimal controls and modulations for the
mentioned MMC-based DCTs. The sinusoidal -waveform
controls are investigated for MMC-based DCT in [13]-[14].
However, the complex control of SM capacitor voltages
decreases the system stability and practicability. Besides, the
switching frequency can just be increased in a limited range,
influencing the improvement of power density. To solve the
above issues, the phase-shift control with different modulations
are developed for MMC-based DCT [15]-[17]. However, the
operating efficiency of MMC-based DCT still needs to be
enhanced, and the technological difficulty in manufacture of
the concentrated high-voltage large-capacity HF ac transformer
also remains to be solved. Moreover, the unbalance power
hinder the practical application of MMC-based DCTs [18].
To solve the above issues of MMC-based DCTs, the scheme
of input-series-output-parallel multiple modular DCT (ISOP
-DCT) is proposed as an alternative solution. Generally, the
HFL dual- active-bridge (DAB) is selected as the typical dc/dc
unit because of the merits of high power density, galvanic
isolation, ease of realizing soft switching, small volume and
noise, and flexible modulation, etc [19]-[21]. However, the
redundant SMs design and dc fault isolating capability can not
be obtained by the DAB-based DCTs, therefore, a dc breaker
(DCB) is required in practical application. These demerits will
lead to a large dc fault current, long fault-recovery time and
high capital cost for MVDC power grids. In fact, it is
impossible for MVDC distribution power grid to employ a
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DCT without redundant SMs. Therefore, to further address the
above issues of ISOP-DCTs, the hybrid-full-bridge and
isolated-full-bridge DC/DC SM are proposed in [22]. However,
similar to the MMC-based DCT, the unbalance power still
occurs in above solution due to the parameter difference of arm
inductance. Meanwhile, the dc current spike may occur in the
operation, which will damage the switching devices. In
addition, the capacitor voltage balance control is required in
each SM due to the influence of arm inductors. Under above
research background, the traditional switched capacitor (SC)
-based SM is developed for ISOP-DCT [23]. However, the
operating efficiency of traditional SC-based DCT (SCDCT) is
lower due to the hard-switching and multi-step conversion.
From the view of HFL voltages, the SCDCT is actually a boost
converter. This increases the difficulty of the design and cost
for ISOP-DCT systems due to the parameters are not related
with the rated dc voltage values but the operating boundary
values.
To address the above-mentioned issues of SCDCT and
promote the development of MVDC distribution power
network, a novel current-fed ISOP-DCT (abbreviated as CFSC)
is proposed and analyzed in this paper. Meanwhile, the proper
HFL voltage buck-boost adaptive matching switching strategy
(B2AM) with the dc capacitor voltages self-balance is also
developed for CFSC. All of the proposed solutions are
validated by the experimental results including the steady-state
operations, dc terminal voltage dynamic regulations, redundant
SMs on-line switching and dc fault isolation based on a CFSC
prototype with 4 (3+1) SMs.
II. TOPOLOGY AND OPERATING MODES OF CFSC
The topology of CFSC is shown in Fig. 1(a), where there are
n inserted SMs and m on-line redundant SMs. Meanwhile, the
value of n and m can be regulated according to the requirement
of power and voltage levels. When CFSC is just composed of
one SM, the evolutionary topology is presented in Fig. 1(b). In
each SM, there are four switches and four switched capacitors
(SCs), and each SC is isolated by the corresponding switch.
Moreover, the midpoints of the SC structure in each SM are
connected with two ac outputs of the corresponding DABs,
which endows the proposed CFSC with the dc fault isolation
capability, on-line redundant SMs design, and HFL voltages
buck-boost adaptive regulating function. Based on the above
advantages, the efficiency, operating reliability, practicability,
switching performance and economic benefit of DCT system
can be improved.
In CFSC, each SM works under three different operating
states: the inserted state, on-line redundant state and blocking
state.
(1)When SMi is under the inserted state, all switches are
triggered by the corresponding pulses which are generated by
the control and modulation system of CFSC.
(2) When SMi is under the on-line redundant state, Sai1~ Sai4
are under the ON states and Sbi1~ Sbi4, Qi1~ Qi4 are under the
OFF state, leading to the dc terminal voltage Vapi of SMi is 0,
and the capacitor voltages VCi1~ VCi4 can be maintained during
the on-line redundant period. That is to say, the on-line
(a)
(b)
(c)
Fig.1. Topology and operating modes of CFSC. (a) CFSC with (n +m) SMs, (b)
CFSC with one SM (c) operating modes of CFSC.
redundant SMs do not influence the voltage balance control in
MVDC side of CFSC. Therefore, the location order of inserted
SMs and on-line redundant SMs can be arranged randomly.
Moreover, because the capacitor voltages can be maintained
during this operating state, the design of on-line redundant SMs
can be obtained for CFSC. Then, the operating reliability can be
improved obviously.
(3)When SMi is under the blocking state, all switches
including Sai1~ Sai4, Sbi1~ Sbi4 and Qi1~ Qi4 are under the OFF
states. Similar to the on-line redundant state, VCi1~ VCi4 can also
be maintained during this period, decreasing the dc fault
discharge current and bringing the fast fault recovery.
According to above analysis, there are two operating modes
defined for CFSC in this paper: the normal mode and blocking
mode, as shown in Fig. 1(c). When n SMs are under the inserted
states and m SMs are under the on-line redundant states, the
operating mode is defined as the normal mode. When all SMs
are under the blocking states, the operating mode is defined as
the blocking mode.
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(a) (b)
Fig. 2. Principle analysis of B2AM for CFSC. (a) 0 <D ≤1 (b) 1 <D <2
III. HFL VOLTAGE AMPLITUDES BUCK-BOOST ADAPTIVE
MATCHING SWITCHING STRATEGY FOR CFSC
To avoid the mismatch issue of dc terminal voltages and
improve the efficiency and operating performance of CFSC, a
proper HFL voltage amplitudes buck-boost adaptive matching
strategy (B2AM) is proposed for CFSC in this paper. In the
following analysis, Ths is the half switching period, D is the
high-level duty of half switching period (0 <D <2), M is the
phase-shift ratio between Hai and Hbi, VC is the average
capacitor voltage of each SC structure, kT is the transformer
ratio of each DAB, kdc =Va/(nVb) is the dc terminal voltages
ratio of each SM, kac= A(vai)/ A(kTvbi) is the HFL voltages ratio
where A(x) is the amplitude function of x. Then, the principle of
B2AM for CFSC can be described as follows.
Firstly, differing with the typical HFL modulations only
include constant high-level duty D (D = 1) for all switches, the
high-level duties in the current-fed SC structure, Hai and Hbi are
variable and different. In the current-fed SC structure, the
high-level duty D is controlled adaptively by CFSC based on
the relationship between the dc terminal voltages ratio kdc and
transformer ratio kT. The modulation pulses of Qi1 and Qi4 are
identical while Qi2 and Qi3 are also identical. In Hai, the pulses
of Sai1 and Sai4 are identical and complementary with Qi1, while
the pulses of Sai2 and Sai3 are identical and complementary with
Qi2. Accordingly, the high-level duties of switches in Hai are
(2-D). In Hbi, the high-level duties of switches are fixed at 1
which is the same with the typical HFL modulations.
Meanwhile, the pulses of Sbi1 and Sbi4 are identical, and the
pulses of Sbi2 and Sbi3 are also identical. Secondly, there is a 180o
phase-shift angle between the pulses of Qi1 and Qi2, as well as
Sbi1 and Sbi2. Based on the above principle of B2AM, the HFL
voltage buck-boost adaptive control can be achieved by
adjusting D. With different value of D, there are two kinds of
operating states for CFSC, as shown in Fig. 2(a) and (b).
When 0 < D ≤ 1, the waveforms are presented in Fig. 2(a),
and there are six stages in each switching period. Because of the
operation symmetry, the first three stages are analyzed, and the
last three stages can be analyzed similarly.
During t0~t1, Qi1~Qi4, Sbi2 and Sbi3 are under the OFF states
while Sai1 ~ Sai4, Sbi1 and Sbi4 are under the ON states. The HFL
voltages vai, vbi and the dc terminal voltages Vapi, Vbpi can be
derived from
apiai
bi b bpi b
00
and
    
Vv
v V V V
(1)
During t1~t2, Qi2, Qi3, Sai1, Sai4, Sbi2 and Sbi3 are the under OFF
states while Qi1, Qi4, Sai2, Sai3, Sbi1 and Sbi4 are under the ON
states. Accordingly, vai, vbi, Vapi, and Vbpi can be derived from:
api Cai C
bi b bpi b
and
     
V Vv V
v V V V
(2)
During t2~t3, Qi2, Qi3, Sai1, Sai4, Sbi1 and Sbi4 are under the OFF
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states, Qi1, Qi4, Sai2, Sai3, Sbi2 and Sbi3 are under the ON states.
Then, vai, vbi, Vapi, and Vbpi can be derived from:
api Cai C
bi b bpi b
and
      
V Vv V
v V V V
(3)
From (1) ~ (3), vai, vbi, Vapi, and Vbpi in one switching period
can be derived from:
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As the average voltage drop of dc inductor La is 0 in one
period, the following relationship can be derived:
 a aC 1 0      
V V
D V D
n n
(5)
Therefore, VC can be derived from Va
a
C  VV nD
(6)
According to (6) and 0 < D ≤ 1, the capacitor voltage is
larger than Va/n in this situation. Therefore, the HFL voltage
amplitude of vai is larger than Va/n. The CFSC is a boost
converter from the view of HFL voltage.
Similarly, when 1 < D < 2, the relationship between HFL
voltages vai, vbi and Va, Vb are same with them in 0 < D ≤ 1 while
the dc voltages Vapi, Vbpi in one switching period are different
   C 0 1 3 4
api
C
bpi b
2 , and ,
other
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V t t t t
V
V
V V
(7)
Accordingly, the following relationship can be derived:
   a aC C2 2 1 0              
V V
D V V D
n n
(8)
According to (7) and (8), VC can be still derived from (6).
When 1 < D < 2, CFSC is a buck converter in this condition
from the view of HFL voltage.
From the above analysis, CFSC is a buck-boost converter
under B2AM. From the analysis in [23], the HFL voltage
amplitudes of vai and vbi should be equivalent to obtain great
HFL performance. Therefore, the following equation can be
obtained:
a
T bV k VnD
(9)
The Eq. (9) can be maintained adaptively with different
value of kdc. Thus:
a dc
T b T
 V kD
k nV k
(10)
and Eq. (10) is always correct under B2AM.
According to (10), the D in B2AM is only depended on the
dc terminal voltages Va and Vb of CFSC. Because Va and Vb can
be measured conveniently, B2AM can be achieved for CFSC
easily. Meanwhile, the HFL voltages vai and kTvbi of B2AM in
one switching period can be described as:
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From (11), the amplitudes of vai and vbi satisfy A(vai) = kTA(vbi)
= kTVb in the whole operating range, thus optimizing the HFL
and switching performance.
IV. COMPREHENSIVE OPERATING PERFORMANCE ANALYSIS
FOR CFSC UNDER B2AM
The HFL voltage amplitudes of CFSC can be regulated
actively to match the dc terminal voltages by B2AM from the
analysis in Section III. This merit will bring the optimization
for the switching performance, operating efficiency and
reliability for CFSC.
Assuming the equivalent leakage inductance value of HFL
transformer in SMi is L, the HFL currents iahi and iahi can be
obtained:
0
ai bi
ahi ahi 0
bhi T a i
T
h
( ) ( )
( ) ( )
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According to the operating symmetry and (12), the HFL
current iahi in one switching period can be presented as:
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Then, the transmission power of CFSC can be derived as:
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Based on (15), the dc current Ia and Ib can be calculated as:
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2
CFSC 2T b hs 2
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a a
2
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b
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(16)
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A. Capacitor voltage self-balance analysis
With operating symmetry of CFSC, only dynamic
performances of Ci1 and Ci2 are analyzed, and the dynamic
performances of Ci3 and Ci4 can be analyzed similarly.
The current flows Ci1 and Ci2 in one switching period are:
 
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Based on (13) and (17), the charging variation of Ci1 and Ci2
in one switching period can be calculated:
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From (18), the energy variation of Ci1 and Ci2 in one
switching period are always 0 no matter what the operating
condition of CFSC is. That is to say, the voltages of Ci1 and Ci2
can be balanced naturally by the B2AM. Based on the
self-balanced characteristic, the closed loop control system
architecture of traditional SCDCT can also be employed for
CFSC to delivery power.
B. Switching performance analysis
When 0 < D ≤ 1, the first switching behavior occurs at t0. The
current path at t0- is described in Fig. 3(a), where the current
flows through Qi2, Qi3, Sai1, Sai4, Dbi1 and Dbi4. Meanwhile, the
current path t0+ is described in Fig. 3(b), where the current
flows through Sai1, Sai4, Dai2, Dai3, Dbi1 and Dbi4. From this
commutation procedure the Sai1 and Sai4 turn-on with the
zero-voltage switching (ZVS) while Qi2 and Qi3 turn-off with
the hard-switching (HS) at t0. Meanwhile, different with the
SCDCT, the turn-off current of Qi2 and Qi3 in CFSC under
B2AM is just the small discharge current (t0) of the
switched-capacitor, which is much smaller than that in SCDCT.
This will increase the operating efficiency. The second
switching behavior occurs at t1, where the switching states of
Qi1, Qi4, Sai1 and Sai4 are changed. The current path at t1- is
illustrated in Fig. 3(b), and the current path at t1+ is illustrated in
Fig. 3(c), where the current flows through Ri1, Ri4, Dai2, Dai3,
Dbi1 and Dbi4. Therefore, Qi1 and Qi4 turn-on with the ZVS while
Sai1 and Sai4 turn-off with the HS at t1 in this commutation
procedure. The third switching behavior occurs at t2, where the
switching states of Sbi1, Sbi2, Sai3, and Sai4 are changed. The
current paths of t2- and t2+ are described in Figs. 3 (d) and (e),
respectively. Because the current in Fig. 3(d) flows through Qi1,
Qi4, Sai2, Sai3, Sbi1 and Sbi4, the current in Fig. 3(e) flows through
Qi1, Qi4, Sai2, Sai3, Dbi2 and Dbi3, the Sbi2 and Sbi3 turn-on with the
ZVS while the Sbi1 and Sbi4 turn-off with the HS at t2.
For the next half switching period, the switching behavior
can be analyzed similarly. According to the above analysis, all
switches turn-on with the soft-switching while their turn-off
procedures are the HS when 0 < D ≤ 1.
Meanwhile, we know the ZVS behavior connot be owned by
SCDCT due to the turn-on and turn-off behaviors of switches in
traditional SC both are with HS. From this view, the proposed
CFSC has better turn-on performance than SCDCT. Besides,
the power of SCDCT can be derived as:
   2T b hs 2SCDCT  n k V TP M M
L
(19)
Then, the turn-off currents in one switching period of
SCDCT and CFSC can be derived as:
off _SCDCT _SC
off _SCDCT _DA
2
T b hs
T h
B
b s
 


k V T M M
L D
k V T
M
L
T
T
(20)
and
 
 
off _CFSC _SC
off _CFS
2
T b hs
22
T b s
_DAB
h
C
1
2
(1 ) 2
2
   
    

D Mk V T
L D
D D M D Mk V T
L D
T
T
(21)
respectively. In (20) and (21), Toff_SCDCT_SC and Toff_SCDCT_DAB
are the turn-off currents of switches in SC and DAB of SCDCT,
respectively; Toff_CFSC_SC and Toff_CFSC_DAB are the turn-off
currents of switches in SC and DAB of CFSC, respectively.
The turn-off current comparison of CFSC and SCDCT with
the same transmission power can be described in Fig. 4(a)
based on (15) and (19) ~ (21). According to Fig. 4(a), the CFSC
has lower turn-off currents for switches both in SC and DAB
with the same transmission power, which brings the better
turn-off current performance. When 1 < D < 2, the analysis is
similar with 0 < D ≤ 1, and the above-mentioned conclusions
are still effective. Form the above analysis, the CFSC has better
switching performance than SCDCT, and this will be benefit to
improve the efficiency of DCT system.
C. Operating efficiency analysis
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(a) (b)
(c)
(d) (e)
Fig.3. The circuits of switching performance analysis. (a) t0- (0<D≤1) (b) t0+ or t1- (0<D≤1) (c) t1+ (0<D≤1) (d) t2- (0<D≤1) (e) t2+ (0<D≤1)
The efficiency of CFSC and SCDCT can be calculated by the
unified equation:
 loss  P P P (22)
where P is the transmission power of DCT system, and Ploss is
the power loss of DCT system.
According to (22), there is a negative correlation between the
efficiency and power loss of DCT system. To compare the
operating efficiency of CFSC and SCDCT, the power loss with
the same transmission power is considered. Similar to SCDCT,
the total power loss of CFSC can be calculated as:
2
a
2
a
loss L_dc-link L_HFL L_SW L_CON
a_RMS L_SW_i L_CON_i L_HFL
2
aRMS tr ahi_RMS L_SW_i L_CON_i
( )
( )
   
   
   
L
L
P P P P P
R I n P P P
R I nC i n P P
(23)
where PL_dc_link and PL_HFL are the power loss of dc-link and
HFL of CFSC, respectively; PL_SW and PL_CON are switching
and conduction power loss of switches of CFSC; PL_SW_i and
PL_CON_i are the switching and conduction power loss of
switches of one SM; RLa is the equivalent resistances of La,
Ia_RMS and iahi_RMS are the root-mean-square (RMS) value of Ia
and iahi, respectively; Ctr are the equivalent coefficient of HF
transformer, which is a constant for a specific HF transformer
[24]-[26].
Because CFSC and SCDCT have the equivalent Ia_RMS and
iahi_RMS with the same transmission power, the differences of
power loss between CFSC and SCDCT are mainly composed of
switching and conduction power loss in switches. Assuming
each IGBT and diode have the same voltage drop VCE, and the
turn-off power loss of each switch with unit current is eSW [7].
The ratio of total switching and conduction power loss of CFSC
and SCDCT can be derived as:
off _CFSC _SC _CFSC _DAB
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(24)
Based on (15), (19) and (24), the values of RL_CON and RL_SW
with the varied transmission power are described in Fig. 4(b). It
can be known from the figure that CFSC always has lower
switching and conduction power loss due to the value of RL_CON
and RL_SW in CFSC are always smaller than 1. Thus, the CFSC
has the higher efficiency than SCDCT.
D. Application reliability analysis
The proposed CFSC and traditional SCDCT both improve
the reliability of DCT system due to the fault SM can be
replaced by the on-line redundant SM. However, the realizable
probability of on-line redundant state of each SM in CFSC and
SCDCT are different. The on-line redundant state of CFSC and
SCDCT are described in Fig. 4(c). The feasibility of on-line
redundant state in SCDCT only depended on Qi2 while that in
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(a) (b)
(c)
Fig. 4. Operating performance of CFSC under B2AM. (a) Turn-off current in
switches (b) Ratios of power loss of CFSC and SCDCT (c) Comparison of the
on-line redundant state of CFSC and SCDCT
CFSC depended on the combination of Qi1~ Qi4. Assuming the
fault rate of each switch is a%, the realizable probability of
on-line redundant state of each SM in SCDCT and CFSC can
be obtained as:
     
   
2 2 4
CFSC
SCDCT
Re 2 1 % 1- 1 % 1 %
1 % 1 % 3* % * % %* % * %
Re 1 %
              
a a a
a a a a a a a
a
(25)
From (25), because a% < 5% is convenient to be achieved for
IGBT (or other switches), the ReCFSC is always larger than
ReSCDCT, therefore, CFSC has higher reliability than SCDCT.
V. CONTROL SYSTEM DESIGN AND MAIN PARAMETER
CALCULATION FOR CFSC UNDER B2AM
A. Control system design of CFSC under B2AM
Based on the analysis in Section IV. A, the closed loop control
system of CFSC is shown as Fig. 5, where VCr is the reference
value of capacitor voltage in MVDC, VCa is the average value
of all sampled SM capacitor voltage, VCai is sampled capacitor
voltage of SMi, Vbr is the reference voltage of LVDC, Vbi is
sampled LVDC voltage of SMi, Iai and Ibi are sampled MVDC
and LVDC currents of SMi, respectively. According to Fig. 5,
the dc capacitor voltage is regulated by SC controller while
LVDC voltage is controlled by the DAB controller. Thus, the
VCr, VCa and VCai in CFSC can be obtained from:
Ci1 Ci2 Ci3 Ci4
Cai
Ca Cai Cr T bi
1
4

      
n
i
V V V V
V
V V n V k V
(26)
Fig. 5. Control system of SMi of CFSC.
B. Main parameter calculation of CFSC under B2AM
The transmission power of CFSC mainly depends on the
following parameters: Va, Vb, kT, L (HFL transformer leakage
inductance), n and Ths (fs). When the CFSC is employed for
MVDC power grid, the number of SM n and the switching
period Ths are usually determined by the withstand voltage of
power switch which is employed in MVDC. Meanwhile, the
HFL transformer ratio kT is also determined by the withstand
voltage of power switch which is employed in LVDC. In this
case, the transmission power of CFSC depends on Va, Vb, and L.
Assuming the rated power of CFSC is PN_CFSC, the minimum
value of dc terminal voltages are Vamin and Vbmin (Vamin
=nkTVbmin), respectively. Considering b% overload, the HFL
transformer leakage inductance L should satisfy:
     2 22T b_min hs max max T b_min hs
N CFSC N CFSC(1 %) _ 4(1 %) _
  
n k V T M M n k V T
L
b P b P
(27)
In practical application, L should also not be too small to
obtain the great stability. Therefore, L can be derived from:
   
2
T b_min hs
N CFSC
0.8 ~ 0.95
4(1 %) _
 
n k V T
L
b P
(28)
Meanwhile, to decrease the ripple of MVDC current and dc
capacitor voltage, the values of dc inductor and switched
capacitor should satisfy:
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22
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3 2
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

                    
V nk V
V nk V
nk V V V T
L
k nV c
nk V V V nk V T
L
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and
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%


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V nk V
V nk V
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C
k nV V d
b P V nk V
C
k nV V d
(30)
where Va changes form Vamin and Vamax, Vb changes form Vbmin
and Vbmax, c% and d% are the ripple requirement of MVDC
current and capacitor voltage, Csc is the value of switched
capacitor, and MAX[•] is the maximum function.
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In fact, the value of La and Csc should be considered
comprehensively with the volume, waveform of ripple and
economy, etc. However, the equations (29) and (30) give the
basic values about La and Csc which is the main limitation for
the selection of parameter.
VI. EXPERIMENTAL VALIDATION
To validate the proposed solution, a CFSC prototype is set up,
as shown in Fig.6. The dc inductor La = 1.5 mH, switched
capacitors Ci1= Ci2 = Ci3= Ci4 = Csc= 2200F, HFL transformer
leakage inductance LT= 200 H, HFL transformer ratio kT= 1:1,
and switching frequency is 20 kHz. In the CFSC, there are 4
SMs including 3 inserted SMs and 1 on-line redundant SM.
Meanwhile, the main devices which are employed to measure
the waveforms are shown in Table I.
When the dc voltages Va = 450V, Vb = 150V (Va/n = 450V/3
= 150V = kTVb, D = 1) and the transmission power P = 650W,
the experimental results of CFSC under B2AM are shown in
Fig.7. In Fig. 7(a), V1 = 450V, V2 =150V, I1 = 1.45A and I2 =
4.2A, respectively. Thus, the actual input and output power of
CFSC under this situation are about 652.5W and 630.5W,
respectively, and the efficiency of CFSC is about 96.6%.
Besides, D is controlled at 1 because of the dc voltage ratio is
matching the transformer ratio in this case. Meanwhile, the
terminal voltages of SMs under the inserted states (SM1 ~ SM3)
are balanced at 150V by the control of CFSC while the terminal
voltage of on-line redundant SM (SM4) is 0 from Fig. 7(b).
Besides, HFL voltages va1 and vb1 are both square waveforms in
Fig. 7(c). The results validate the correctness of CFSC under
B2AM when Va/n = kTVb.
When the dc voltages Va = 400V, Vb = 150V (Va/n =400V/3<
150V= kTVb) and the transmission power P = 650W, the
experimental results of CFSC under B2AM are shown in Fig. 7.
In Fig.8(a), V1 = 400V, V2 = 150V, I1 = 1.63A and I2 = 4.15A,
respectively. Thus, the actual input and output power of CFSC
in this situation are about 652W and 622.5W, respectively, and
the efficiency of CFSC is about 95.5%. Besides, D is controlled
at 0.89 to match the dc voltage ratio with the transformer ratio.
Meanwhile, the terminal voltages of SMs under the inserted
states (SM1 ~ SM3) is changed from 150V to 0V as to regulate
the switched capacitor voltages as shown in Fig.8 (b). Notably,
the HFL voltage va1 is not a two-level but a three-level
waveform in this case as shown in Fig.8(c). The results validate
the correctness of CFSC under B2AM when Va/n < kTVb.
When the dc voltages Va = 520V, Vb = 150V (Va/n =520V/3 >
150V = kTVb) and the transmission power P = 650W, the
experimental results of CFSC under B2AM are shown in Fig.9.
In Fig. 9(a), V1 =520V, V2 =150V, I1= 1.25A and I2= 4.1A,
respectively. Thus, the actual input and output power of CFSC
in this situation are about 650W and 615W, respectively, and
the efficiency of CFSC is about 94.6%. Besides, D is controlled
at 1.15 to match the dc voltage ratio with the transformer ratio.
The terminal voltages of SM1 ~ SM3 is changed from 150V to
300V to regulate the switched capacitor voltages, as shown in
Fig.9(b). Meanwhile, the HFL voltage va1 is also a three-level
waveform in this case as shown in Fig.9(c). The results validate
the correctness of CFSC under B2AM when Va/n > kTVb.
TABLE I
EXPERIMENT DEVICES
Application Devices
Voltage measurement Tektronix P5200
Current measurement
Fluke 80i-110s
Rogowski coil CWT03
Power measurement YokogawaWT210
MVDC power supply Full-bridge –based MMC
LVDC power supply Photovoltaic simulator
Gate drive optocoupler of SM FOD3180
Driving power source of SM DCH010515SN7
Type of the switches SiC
Fig. 6. The photograph of prototype in laboratory
Moreover, the dc switched capacitor voltages of CFSC with
Va/n = kTVb, Va/n < kTVb, and Va/n > kTVb are presented in Fig. 10
(a) ~ (c). From the figures, the capacitor voltage of CFSC are
always maintained at 150V no matter what the voltage value of
MVDC bus is because of the adaptive regulation of D in B2AM.
Meanwhile, the arm currents of SC and DAB with Va/n < kTVb
are shown in Fig. 10 (e) ~ (f), where the current in Hai of DABi
are obviously different with Hbi of DABi. The reason is that the
SC and DAB need to operate cooperatively to deliver the power
so as the waveform in Hai will be changed. That is to say, unlike
the traditional SCDCT, the SC and DAB in CFSC are no longer
two independent converters but just a whole dc/dc, which
improves the efficiency.
The experimental results of MVDC bus voltage changes
from 520V to 400V are shown in Fig.11. When the MVDC bus
voltage changes, the capacitor voltages are not changed
because it is adaptively regulated under B2AM. However, the
duty ratio D is changed in this case. Thus, the SM terminal
voltage and HFL voltage and current are changed accordingly,
as shown in Figs.11 (a) ~ (d). The above results validate the
correctness and effectiveness of B2AM.
The operating mode switching results are shown in Figs.12
(a) ~ (c), where the dynamic procedure of SM cut-in and cut-
out are fast and stable, validating the effectiveness of SM
switching strategy of CDCT. Moreover, Figs. 13 (a) ~ (b) give
the results of a pole-to-pole fault occurs at MVDC bus of CFSC.
The MVDC voltage decreases immediately when the dc fault
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(a) (b) (c)
Fig.7. Results of CFSC under B2AM when Va/n = kTVb (a) dc voltages and currents, (b) SM terminal voltages, (c) HFL waveforms.
(a) (b) (c)
Fig.8. Results of CFSC under B2AM when Va/n < kTVb (a) dc voltages and currents, (b) SM terminal voltages, (c) HFL waveforms.
(a) (b) (c)
Fig.9. Results of CFSC under B2AM when Va/n > kTVb (a) dc voltages and currents, (b) SM terminal voltages, (c) HFL waveforms.
(a) (b) (c)
(d) (e) (f)
Fig.10. Capacitor voltages and currents of switches (a) capacitor voltages when Va/n = kTVb, (b) capacitor voltages when Va/n < kTVb, (c) capacitor voltages when
Va/n > kTVb, (d) currents of switches in SC when Va/n < kTVb, (e) currents of switches in Ha of DAB when Va/n < kTVb, (f) currents of switches in Hb of DAB when
Va/n < kTVb.
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 10
(a) (b) (c) (d)
Fig.11. Results of the voltage change in MVDC bus (a) changing from 520V to 450V, (b) HFL waveforms, (c) changing from 450V to 400V, (d) HFL waveforms.
(a) (b) (c)
Fig.12. Results of redundant submodule switching. (a) SM terminal voltages, (b) HFL waveforms of cut-out SM, (c) HFL waveforms of cut-in SM
(a) (b) Fig.14. Efficiency performance of
Fig.13. Results of MVDC bus fault. (a) capacitor voltages (b) HFL waveforms CFSC under B2AM
occurs, and the CFSC is locked after about 0.15ms due to the
under-voltage protection (the protection value in this paper is
120V, about 80% rated capacitor voltage). Therefore, the dc
capacitor voltages in CFSC are maintained during the MVDC
bus fault period, providing a fast recovery ability which is
crucial for the improvement in power quality of MVDC grids.
Fig. 14 presents the efficiency performance of CFSC with
the variation of the transmission power. It can be seen that the
maximum efficiency of CFSC under B2AM can reach to 97.3%.
Besides, the efficiency of CFSC under B2AM is stable no
matter how is the relationship between dc voltage ratio and
transformer ratio, which is better than that in the traditional two
-level HFL modulation. Meanwhile, the average efficiency of
CFSC under B2AM is about 94.9% (Va = 400V, Vb = 150V)
which is higher than that in SCDCT.
VII. CONCLUSION
The CFSC based on current-fed switched capacitor structure
is proposed and analyzed in this paper. The proposed CFSC
integrates the advantages of DAB, MMC–based DCTs and
traditional SCDCTs including modularity, flexible operation,
redundant SM design, and dc fault ride-through capability.
Meanwhile, the capacitor voltages self-balance characteristic
and convenient control system can be achieved by the proposed
B2AM, which regulates the HFL voltages adaptively to match
the transformer ratio. All these merits above are meaningful for
decreasing the difficulty of design and the cost, as well as
increasing the efficiency, switching performance and reliability
of DCT and MVDC systems. Besides, the effectiveness and
correctness of the proposed solution both are validated by the
comprehensive experimental results based on a prototype.
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